

FEB. 79

**DESCRIPTION**


The 4311B/4511B are CMOS/MSI 7-Segment Decoder Driver incorporating input latches and bipolar NPN output circuits, where each segment is capable of sourcing over 25 mA dc of current to drive LED, incandescent, fluorescent, gas discharge or LCD displays. See back page for part numbers.

CMOS POWER CONSUMPTION (25 nW typ.)  
EITHER BCD OR HEXADECIMAL CODES  
HIGH SPEED INPUT LATCHES FOR DATA  
STORAGE JEDEC-B SPEC. 3 VOLT TO 18  
VOLT CMOS OPERATION TIME SHARE  
CAPABILITY.


4511B SAME AS 14511 OR 4511 TYPES.

**PIN NAMES**


- A<sub>1</sub>, B<sub>1</sub>, C<sub>1</sub>, D    Address (Data) Inputs
- LE                    Latch Enable (Active HIGH) Input
- BI                    Blanking (Active LOW) Input
- LT                    Lamp Test (Active LOW) Input
- a, b, c, d, e, f, g    (Active HIGH) Outputs




CONNECTION DIAGRAM  
DIP (TOP VIEW)



**NUMERICAL DESIGNATIONS**



**BLOCK DIAGRAM  
4311B/4511B**



ORIG  
MIT  
53  
002980  
2980  
2/79

**FUNCTIONAL DESCRIPTION**


The 4311B and 4511B are CMOS/MSI 7-Segment Decoder Drivers which provide the function of a 4-bit storage latch with either an 8421 BCD-to-seven segment decoder (4511B) or an 8421 Hexadecimal-to-seven segment decoder (4311B), and an output source current capability of greater than 50mA in pulsed mode.

Lamp test ( $\overline{LT}$ ), blanking ( $\overline{BI}$ ) and latch enable (LE) inputs are used to test the display, to turn-off or pulse modulate the brightness of the display, and to store a 8421 code, respectively.

The latches on the four data inputs (A, B, C, D) are controlled by an active HIGH latch enable LE. When LE is LOW, the state of the outputs is determined by the input data. When LE goes HIGH, the last data present at the inputs is stored in the latches and the outputs remain stable. (Latch enabled).

**TRUTH TABLE**

DISPLAY	INPUTS							OUTPUTS														
	LE	$\overline{BI}$	$\overline{LT}$	D	C	B	A	4311B							4511B							
								a	b	c	d	e	f	g	a	b	c	d	e	f	g	
—	H	H	H	X	X	X	X	STABLE							STABLE							
BLANK	X	L	H	X	X	X	X	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L
8	X	X	L	X	X	X	X	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H
0	L	H	H	L	L	L	L	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H
1	L	H	H	L	L	L	H	L	H	H	L	L	L	L	L	H	H	L	L	L	L	L
2	L	H	H	L	L	H	L	H	H	L	H	H	L	H	H	H	L	H	H	L	H	H
3	L	H	H	L	L	H	H	H	H	H	L	L	L	H	H	H	H	L	L	L	H	H
4	L	H	H	L	H	L	L	L	H	H	L	L	H	H	L	H	H	L	L	H	H	H
5	L	H	H	L	H	L	H	H	L	H	H	L	H	H	H	L	H	H	L	H	H	H
6	L	H	H	L	H	H	L	H	L	H	H	H	H	H	L	L	H	H	H	H	H	H
7	L	H	H	L	H	H	H	H	H	H	L	L	L	L	H	H	H	L	L	L	L	L
8	L	H	H	H	L	L	L	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H
9	L	H	H	H	L	L	H	H	H	H	L	H	H	H	H	H	L	L	H	H	H	H
A*	L	H	H	H	L	H	L	H	H	H	L	H	H	H	L	L	L	L	L	L	L	L
B*	L	H	H	H	L	H	H	L	L	H	H	H	H	H	L	L	L	L	L	L	L	L
C*	L	H	H	H	H	L	L	H	L	L	H	H	H	L	L	L	L	L	L	L	L	L
D*	L	H	H	H	H	L	H	L	H	H	H	H	L	H	L	L	L	L	L	L	L	L
E*	L	H	H	H	H	H	L	H	L	L	H	H	H	H	L	L	L	L	L	L	L	L
F*	L	H	H	H	H	H	H	H	L	L	L	H	H	H	L	L	L	L	L	L	L	L



\* Blanked for 4511B  
 \*\* Don't care  
 For 4511B

DEFINITION	INPUTS	OUTPUTS
H	HIGH Voltage Level	Sourcing Current
L	LOW Voltage Level	Output is "off"
X	Don't Care	

**ABSOLUTE MAXIMUM RATINGS**

Supply Voltage 18V dc. Storage Temperature -65°C. to 150°C. Operation temperature -40°C. to 85°C. or -55°C. to 125°C.

Characteristic	Symbol	VDD Vdc	MILITARY						COMMERCIAL						Unit	
			-55°C		+25°C		+125°C		-40°C		+25°C		-85°C			
			Min.	Max.	Min.	Typ.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.		Max.
Output Voltage "0" Level	Vout	5.0	0.01	0	0.01	0.05	0.01	0.05	0.01	0	0.01	0.05	0.01	0.05	Vdc	
		10	0.01	0	0.01	0.05	0.01	0.05	0.01	0	0.01	0.05	0.01	0.05		
		15														
		5.0	4.1	4.1	4.57	4.1	4.1	4.57	4.1	4.1	4.57	4.1	4.1	4.57		
		10	9.1	9.1	9.58	9.1	9.1	9.58	9.1	9.1	9.58	9.1	9.1	9.58		
		15			14.59			14.59			14.59			14.59		
Noise Immunity* (Vout = 3.5Vdc) (Vout = 7.0Vdc) (Vout = 10.5Vdc)	VNL	5.0	1.5	1.5	2.25	1.4	1.5	1.5	1.5	2.25	1.4	1.5	1.5	Vdc		
		10	3.0	3.0	4.50	2.9	3.0	3.0	3.0	4.50	2.9	3.0	3.0			
		15			6.75					6.75			6.75			
(Vout = 1.5Vdc) (Vout = 3.0Vdc) (Vout = 4.5Vdc)	VNH	5.0	1.4	1.5	2.25	1.5	1.4	1.5	2.25	1.5	1.4	1.5	1.5	Vdc		
		10	2.9	3.0	4.50	3.0	2.9	3.0	2.9	3.0	4.50	3.0	3.0			
		15			6.75					6.75			6.75			
Output Drive Voltage  (IOH = 0 mAdc) Source (IOH = 5.0 mAdc) (IOH = 10 mAdc) (IOH = 15 mAdc) (IOH = 20 mAdc) (IOH = 25 mAdc)  (IOH = 0 mAdc) (IOH = 5.0 mAdc) (IOH = 10 mAdc) (IOH = 15 mAdc) (IOH = 20 mAdc) (IOH = 25 mAdc)  (IOH = 0 mAdc) (IOH = 5.0 mAdc) (IOH = 10 mAdc) (IOH = 15 mAdc) (IOH = 20 mAdc) (IOH = 25 mAdc)  (VOL = 0.4 Vdc) Sink (VOL = 0.5 Vdc) (VOL = 1.5 Vdc)	VOH	5.0		4.10	4.57					4.10	4.57			Vdc		
						4.24					4.24					
					3.90	4.12					3.60	4.12				
						3.94						3.94			Vdc	
						3.75					2.80	3.75				
						3.54					3.54			3.54		
			10			9.10	9.58					9.10	9.58			Vdc
							9.26					9.26				
						9.0	9.17					8.75	9.17			
							9.04						9.04		Vdc	
						8.60	8.90					8.10	8.90			
							8.75					8.75				8.75
			15				14.59						14.59			Vdc
							14.27						14.27			
							14.18						14.18			
					14.07						14.07			Vdc		
					13.95						13.95					
					13.80						13.80				13.80	
	IOL	5.0	0.5	0.40	0.78	0.28	0.23	0.20	0.78	0.16	0.23	0.20	0.78	mAdc		
10		1.1	0.90	2.0	0.65	0.60	0.50	2.0	0.40	0.60	0.50	2.0				
15				7.8					7.8			7.8				
Input Current	Iin			10					10				pAdc			
Input Capacitance (Vin = 0)	Cin			5.0					5.0				pF			
Quiescent Dissipation	PD	5.0	25	0.025	25	1500	250	0.025	250	3500	250	0.025	250	uW		
		10	100	0.1	100	6000	1000	0.1	1000	14000	1000	0.1	1000			
		15		0.23					0.23							
Output Rise Time (CL = 50pF)	tr	5.0			40	200				40	250			ns		
		10			30	100				30	160					
		15			18					18						
Output Fall Time (CL = 50pF)	tf	5.0			200					200				ns		
		10			160					160						
		15			100					100						
Propagation Delay Time (Data) (CL = 50pF)	tPLH	5.0			660	1500				640	2250			ns		
		10			260	600				250	900					
		15			190					175						
	tPHL	5.0			720	1500				720	2250			ns		
		10			290	600				290	900					
		15			195					195						
Propagation Delay Time (Blank) (CL = 50pF)	tPLH	5.0			340	1000				320	1500			ns		
		10			145	400				130	600					
		15			115					100						
	tPHL	5.0			485	1000				485	1500			ns		
		10			200	400				200	600					
		15			160					160						
Propagation Delay Time (Lamp Test) (CL = 50pF)	tPLH	5.0			290	625				290	940			ns		
		10			125	250				125	375					
		15			85					85						
	tPHL	5.0			290	625				290	940			ns		
		10			120	250				120	375					
		15			90					90						
Set-Up Time	tsetup	5.0		180	90				270	90			ns			
		10		76	38				114	38						
		15		20					20							
Hold Time	thold	5.0		0	-90				0	-90			ns			
		10		0	-38				0	-38						
		15			-20					-20						
Minimum Latch Enable Pulse Width	PWLE	5.0		520	260				780	260			ns			
		10		220	110				330	110						
		15			65					65						

\*DC Noise Margin (VNH - VNL) is defined as the maximum voltage change from an ideal "1" or "0" input level before producing an output state change.

GUARANTEED OPERATING RANGES

PART NUMBER	VDD			TEMPERATURE	PACKAGE
	MIN.	TYP.	MAX.		
MD4311BE	3V	5V	18V	-40°C to 85°C	Epoxy Dual-in-Line
SIL4511BE	3V	5V	18V	-40°C to 85°C	Epoxy Dual-in-Line
MD4311BC	3V	5V	18V	-40°C to 85°C	Ceramic Dual-in-Line
SIL4511BC	3V	5V	18V	-40°C to 85°C	Ceramic Dual-in-Line
MD4311BF	3V	5V	18V	-55°C to 125°C	Ceramic Dual-in-Line
SIL4511BF	3V	5V	18V	-55°C to 125°C	Ceramic Dual-in-Line
MD4311BI	3V	5V	18V	-55°C to 125°C	Tested Chips-883, 2010B
SIL4511BI	3V	5V	18V	-55°C to 125°C	Tested Chips-883, 2010B
MD4311BH	3V	5V	18V	-40°C to 85°C	Tested Chips-883, 2010B
SIL4511BH	3V	5V	18V	-40°C to 85°C	Tested Chips-883, 2010B

FIGURE 1 – DERATING AND OUTPUT DRIVE CURVES PER OUTPUT






FIGURE 2 DYNAMIC SIGNAL WAVEFORMS



CONNECTIONS TO VARIOUS DISPLAY READOUTS



\*A filament pre-warm resistor is recommended to reduce filament thermal shock and increase the effective cold resistance of the filament.  
 Direct dc drive of LC is not recommended for life of LC readouts.

Information furnished by MITEL Semiconductor is believed to be accurate and reliable. However, no responsibility is assumed by MITEL Semiconductor for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of MITEL Semiconductor. Specifications are subject to change without notice.

For more information write or phone the leaders in CMOS technology, MITEL Semiconductor:

**UNITED STATES:** 1745 Jefferson Davis Hwy., Suite 603, Arlington, Va. 22202 (703) 243-1600 TWX; 710-955-0026  
 1 So. Main St., Janesville, Wis. 53545 (608) 752-3537  
 2321 Morena Blvd., Suite M, San Diego, Calif. 92110 (714) 276-3421  
 6236 Tulip Lane, Dallas, Texas 75230 (214) 692-1554  
 3100 Lorna Road, Suite 317, Birmingham, Alabama 35216 (205) 822-7723  
 5600 South Syracuse Circle, Suite 201A, Englewood, Colorado 80110; (303) 779-3027

**CANADA:** P.O. Box 13089, Kanata, Ottawa K2K 1X3 (613) 592-2122 TLX: 053-4596  
 18 Airport Blvd., Bromont, Quebec, JOE 1L0 (514) 534-2321 TLX: 05-267474  
 1124 Lonsdale Ave., Suite 304A, North Vancouver, British Columbia V7M 2H1 (604) 988-2510

**EUROPE:** 1A Albert Street, Slough, England, SL1 2BL (0753) 28154 TLX: 847730  
 Fredericiagade 16, Suite 309, 1310 Copenhagen K., Denmark, Telephone (01) 119302

**FAR EAST:** Park-In Commercial Centre, Suite 1423, 56 Dundas Street, Mong Kok, Kowloon, Hong Kong, TLX: 64235