


S-125 RES 000828 Orig

NSE 11/19/77

+ 828
RCA
CMOS Logic ICs



FUNCTIONAL DIAGRAM

CMOS 4-Bit AND/OR Selector, Quad 2-Channel Data Selector, or Quad Exclusive NOR Gate


High-Voltage Types (20-Volt Rating)

Features:

- Standardized, symmetrical output characteristics
- 100% tested for quiescent current at 20V
- 5-V, 10-V, and 15-V parametric ratings
- Maximum input current of 1 μ A at 18 V over full package-temperature range; 100 nA at 18 V and 25° C
- Noise margin (over full package-temperature range) = 1V at $V_{DD} = 5V$
2V at $V_{DD} = 10V$
2.5V at $V_{DD} = 15V$
- Meets all requirements of JEDEC Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

The RCA-CD4519B CMOS types can be configured as 4-bit AND/OR selectors, as quad 2-channel data selectors, or as quad exclusive-NOR gates. This is achieved by setting the control inputs (A and B) to produce the particular function desired.

The CD4519B types are supplied in 16-lead ceramic dual-in-line packages (D and F suffixes), 16-lead dual-in-line plastic packages (E suffix), 16-lead ceramic flat packages (K suffix), and in chip form (H suffix).




TRUTH TABLE

CONTROL INPUTS		OUTPUT Z_n
A	B	
0	0	0
0	1	Y_n
1	0	X_n
1	1	$X_n \odot Y_n$

Note:

$X_n \odot Y_n$ means X_n (Exclusive-NOR) Y_n



***ALL INPUTS ARE PROTECTED BY COS/MOS PROTECTION NETWORK**

Fig. 1 - Logic diagram.

Trademark(s)®Registered
Marca(s) Registrada(s)
Printed in USA/8-85

Information furnished by RCA is believed to be accurate and reliable. However, no responsibility is assumed by RCA for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of RCA.

File Number **1723**

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (V _{DD}) (Voltages referenced to V _{SS} terminal)	-0.5 to +20 V
INPUT VOLTAGE RANGE, ALL INPUTS	-0.5 to V _{DD} +0.5 V
DC INPUT CURRENT, ANY ONE INPUTS	±10 mA
POWER DISSIPATION PER PACKAGE (P _b)	
For T _A = -40 to +60°C (PACKAGE TYPE E)	500 mW
For T _A = +60 to +85°C (PACKAGE TYPE E)	Derate Linearly at 12 mW/°C to 200 mW
For T _A = -55 to +100°C (PACKAGE TYPES D, F, K)	500 mW
For T _A = +100 to +125°C (PACKAGE TYPES D, F, K)	Derate Linearly at 12 mW/°C to 200 mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
For T _A = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)	100 mW
OPERATING-TEMPERATURE RANGE (T _A)	
PACKAGE TYPES D, F, K, H	-55 to +125°C
PACKAGE TYPE E	-40 to +85°C
STORAGE TEMPERATURE (T _{stg})	-65 to +150°C
LEAD TEMPERATURE (DURING SOLDERING)	
At distance 1/16 ± 1/32 in. (1.59 ± 0.79 mm) from case for 10s max.	+265°C

RAM



RAM
% Typ.

LE

Input

Low
Low
High

RAM

MAXI

MAXI

18

V_{DD}

Control Volt

nd Resc

100


200

ature


RECOMMENDED OPERATING CONDITIONS at 25°C

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	Min.	Max.	
Supply-Voltage Range (For T _A = Full Package Temperature Range)	3	18	V



CD4519B
TERMINAL ASSIGNMENT



STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)							UNITS
	V _O (V)	V _{IN} (V)	V _{DD} (V)	Values at -55, +25, +125 Apply to D, F, K, H Packages				Values at -40, +25, +85 Apply to E Package			
				-55	-40	+85	+125	+25			
								Min.	Typ.	Max.	
Quiescent Device Current, I _{DD} Max.	—	0, 5	5	1	1	30	30	—	0.02	1	μA
	—	0, 10	10	2	2	60	60	—	0.02	2	
	—	0, 15	15	4	4	120	120	—	0.02	4	
	—	0, 20	20	20	20	600	600	—	0.04	20	
Output Low (Sink) Current, I _{OL} Min.	0.4	0, 5	5	3.84	3.66	2.52	2.16	3.06	6	—	mA
	0.5	0, 10	10	9.6	9	6.6	5.4	7.8	15.6	—	
	1.5	0, 15	15	25.2	24	16.8	14.4	20.4	40.8	—	
Output High (Source) Current, I _{OH} Min.	4.6	0, 5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	—	mA
	2.5	0, 5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	—	
	9.5	0, 10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	—	
	13.5	0, 15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	—	
Output Voltage: Low-Level, V _{OL} Max.	—	0, 5	5	0.05				—	0	0.05	V
	—	0, 10	10	0.05				—	0	0.05	
	—	0, 15	15	0.05				—	0	0.05	
Output Voltage: High-Level, V _{OH} Min.	—	0, 5	5	4.95				4.95	5	—	V
	—	0, 10	10	9.95				9.95	10	—	
	—	0, 15	15	14.95				14.95	15	—	
Input Low Voltage, V _{IL} Max.	0.5, 4.5	—	5	1.5				—	—	1.5	V
	1, 9	—	10	3				—	—	3	
	1.5, 13.5	—	15	4				—	—	4	
Input High Voltage, V _{IH} Min.	4.5	—	5	3.5				3.5	—	—	V
	9	—	10	7				7	—	—	
	13.5	—	15	11				11	—	—	
Input Current I _{IN} Max.	—	0, 18	18	±0.1	±0.1	±1	±1	—	±10 ⁻⁵	±0.1	μA

DYNAMIC ELECTRICAL CHARACTERISTICS AT T_A = 25° C, Input t_r, t_f = 20 ns, C_L = 50 pF, R_L = 200 kΩ

CHARACTERISTIC	TEST CONDITIONS	LIMITS			UNITS	
		V _{DD} (V)	Min.	Typ.		Max.
Propagation Delay Time (t _{PHL} , t _{PLH})		5	—	180	360	ns
		10	—	75	150	
		15	—	60	120	
Transition Time (t _{THL} , t _{TLH})		5	—	100	200	ns
		10	—	50	100	
		15	—	40	80	
Input Capacitance (C _{IN})	Any Input	—	5	7.5	pF	

RAM



RAM




Fig. 2 — Typical output low (sink) current characteristics.




Fig. 3 — Minimum output low (sink) current characteristics.




Fig. 4 — Typical output high (source) current characteristics.




Fig. 5 — Minimum output high (source) current characteristics.




Fig. 6 — Typical dynamic power dissipation as a function of input frequency.

OS II

RAM



Equivalent 1/2 Typ.

LE

Input

Low D

LOW

Table

High

MAXI

MINI

18

V_{CC}

Control Volt

and Res

100

in 200

ature

1.1

95.578%

NG SI

2000

2000

2000

2000

2000

2000

2000

2000

2000

2000

2000

2000

2000

2000

2000

2000

2000

2000

2000

2000

2000

2000




Fig. 7 — Quiescent device current test circuit.




Fig. 8 — Input voltage test circuit.





Fig. 9 — Input current test circuit.



Dimensions and pad layout for CD4519B.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3} inch).

The photographs and dimensions of each CMOS chip represent a chip when it is part of the wafer. When the wafer is separated into individual chips, the angle of cleavage may vary with respect to the chip face for different chips. The actual dimensions of the isolated chip, therefore, may differ slightly from the nominal dimensions shown. The user should consider a tolerance of -3 mils to +10 mils applicable to the nominal dimensions shown.

OPERATING AND HANDLING CONSIDERATIONS

1. Handling

All inputs and outputs of RCA CMOS devices have a network for electrostatic protection during handling. Recommended handling practices for CMOS devices are described in ICAN-6525. "Guide to Better Handling and Operation of CMOS Integrated Circuits."

2. Operating

Operating Voltage

During operation near the maximum supply voltage limit, care should be taken to avoid or suppress power supply turn-on and turn-off transients, power supply ripple, or ground noise; any of these conditions must not cause $V_{DD} - V_{SS}$ to exceed the absolute maximum rating.

Input Signals

To prevent damage to the input protection circuit, input signals should never be greater than V_{DD} nor less than V_{SS} . Input currents must not exceed 10 mA even when the power supply is off.

Unused Inputs

A connection must be provided at every input terminal. All unused input terminals must be connected to either V_{DD} or V_{SS} , whichever is appropriate.

Output Short Circuits

Shorting of outputs to V_{DD} or V_{SS} may damage CMOS devices by exceeding the maximum device dissipation.

ORDERING INFORMATION

RCA CMOS device packages are identified by letters indicated in the following chart. When ordering a CMOS device, it is important that the appropriate suffix letter be affixed to the type number of the device.

For example, a CD4519B type in a dual-in-line plastic package will be identified as the CD4519BE.

Package

- Dual-In-Line Welded-Seal Ceramic
- Dual-In-Line Plastic
- Dual-In-Line Frit-Seal Ceramic
- Chip
- Ceramic Flat Pack

Suffix Letter

- D
- E
- F
- H
- K

OS II

RAM

REQUIRE
% Typ.

LE

Input

Low D
Low
table
High

MAXI

MINI

18
V_{CC}
Control Volt
and Resc
100
200
Maximum
ature
11
95.578%


NG SI

20000
20000
20000
20000



DIMENSIONAL OUTLINES

(D) Suffix JEDEC MO-001-AE
16-Lead Dual-In-Line Welded-Seal Ceramic Package



SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.155	0.200		3.94	5.08
A ₁	0.020	0.050		0.51	1.27
B	0.014	0.020		0.356	0.508
B ₁	0.035	0.065		0.89	1.65
C	0.008	0.012	1	0.204	0.304
D	0.745	0.785		18.93	19.93
E	0.300	0.325		7.62	8.25
E ₁	0.240	0.260		6.10	6.60
e ₁	0.100 TP		2	2.54 TP	
e _A	0.300 TP		2, 3	7.62 TP	
L	0.125	0.150		3.18	3.81
L ₂	0.000	0.030		0.000	0.76
α	0°	15°	4	0°	15°
N	16		5	16	
N ₁	0		6	0	
Q ₁	0.040	0.075		1.02	1.90
S	0.015	0.060		0.39	1.52

92CM-15967R4

(E) and (F) SUFFIXES JEDEC MS-001-AC
16-Lead Dual-In-Line Plastic or Frit-Seal Ceramic Package

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.120	0.160		3.05	4.06
A ₁	0.020	0.065		0.51	1.65
B	0.014	0.020		0.356	0.508
B ₁	0.035	0.065		0.89	1.65
C	0.008	0.012	1	0.204	0.304
D	0.745	0.785		18.93	19.93
E	0.300	0.325		7.62	8.25
E ₁	0.240	0.260		6.10	6.60
e ₁	0.100 TP		2	2.54 TP	
e _A	0.300 TP		2, 3	7.62 TP	
L	0.125	0.150		3.18	3.81
L ₂	0.000	0.030		0.000	0.76
α	0°	15°	4	0°	15°
N	16		5	16	
N ₁	0		6	0	
Q ₁	0.050	0.085		1.27	2.15
S	0.015	0.060		0.39	1.52

92SS-4286R5

NOTES:
Refer to Rules for Dimensioning (JEDEC Publication No. 95) for Axial Lead Product Outlines.

- When this device is supplied solder-dipped, the maximum lead thickness (narrow portion) will not exceed 0.013" (0.33 mm).
- Leads within 0.005" (0.12 mm) radius of True Position (TP) at gauge plane with maximum material condition and unit installed.
- e_A applies in zone L₂ when unit installed.
- α applies to spread leads prior to installation.
- N is the maximum quantity of lead positions.
- N₁ is the quantity of allowable missing leads.


SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.008	0.100		0.21	2.54
B	0.015	0.019	1	0.381	0.482
C	0.003	0.006	1	0.077	0.152
e	0.050 TP		2	1.27 TP	
E	0.200	0.300		5.1	7.6
H	0.600	1.000		15.3	25.4
L	0.150	0.350		3.9	8.8
N	16		3	16	
Q	0.005	0.050		0.13	1.27
S	0.000	0.025		0.00	0.63
Z	0.300		4	7.62	
Z ₁	0.400		4	10.16	

92CS-17271R3

- NOTES:
- Refer to Rules for Dimensioning (JEDEC Publication No. 95) for Axial Lead Product Outlines.
 - Leads within .005" (.12 mm) radius of True Position (TP) at maximum material condition.
 - N is the maximum quantity of lead positions.
 - Z and Z₁ determine a zone within which all body and lead irregularities lie.

When incorporating RCA Solid State Devices in equipment, it is recommended that the designer refer to "Operating Considerations for RCA Solid State Devices," Form No. 1CE-402, available on request from RCA Solid State Division, Box 3200, Somerville, N.J. 08876.

(K) Suffix JEDEC MO-004-AG
16-Lead Ceramic Flat Package



Somerville, NJ • Brussels • Paris • London
Hamburg • Sao Paulo • Hong Kong